



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/338,286	06/22/1999	RICHARD SNOW	IGT1PO73	1185

22434 7590 12/08/2004

BEYER WEAVER & THOMAS LLP
P.O. BOX 778
BERKELEY, CA 94704-0778

EXAMINER

HOTALING, JOHN M

ART UNIT	PAPER NUMBER
----------	--------------

3713

DATE MAILED: 12/08/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/338,286

Applicant(s)

SNOW ET AL.

Examiner

John M Hotaling II

Art Unit

3713

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 September 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 10,11,15,16 and 20-24 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 10,11,15,16 and 20-24 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 10, 11, 15, 16, 20, 21, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weiss US Patent 6,071,190 in view of Byers et al US Patent 5,788,509. The rejections contained in the previous office actions are maintained and incorporated herein. Weiss discloses all of the instant application without specifically disclosing how the various processing subsystems are connected such as the use of a motherboard with expansion slots and a serial UART. Weiss teaches a plurality of processors connected by a serial or parallel link or a motherboard with separate tasks performed whereby critical gaming functions may be partitioned from other functions by executing critical gaming functions on a separate dedicated processor and partitioning the devices hardware so that the functions not deemed critical which are stored or executed from alterable media are not capable of directly modifying the random access memory used by the critical gaming function. Further Weiss discloses in column 4 that any component required to be uniquely controlled by the critical gaming functions are preferably not accessible by other functions stored or executed from alterable media. Thus the non-alterable media containing the critical gaming functions is easily verifiable as to content independent of any function of the gaming device itself. In column 2 of

Art Unit: 3713

Weiss it is disclosed that a need exists for an independent secured processor design for validation which would provide all key functions such as the determination of game outcome, monetary input, output, and logging of relevant events. Furthermore, a need exists for an open architecture design, for example, a personal computer based design (with respect to claim 20) of the gaming device which would provide all shell functions of presenting the game environment and thus providing a substantial entertainment component of the gaming device. Weiss teaches that it is obvious to use a plurality of processing platforms constructed to be in communication with each other to provide security and be expandable for other gaming functions. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the teachings of Weiss to connect the various processing systems such as by using a personal computer based design. With respect to claim 10 please see figure 2, figure 6 and column 6, 11, and 12 which disclose a housing 100, a plurality of user inputs, a display 50, a gaming processing subsystem is a secure processing area 60 which includes a processor board 162 and a main board 164 which controls the display and sound generated connected by a bus to a back plane 166. Board 164 also encompasses the general computing subsystem and has a bus interface and an expansion board. The processor board 162, a main board 164 and the back plane 166 may be integrally or separately formed. The main board includes memory in the form of ROM and EEPROM which can be non-volatile memory as disclosed in column 11. The use of PCI, ISA, VME, or AGP in order to connect peripherals to a bus are well known standards in the computing arts and will be treated as analogous interface protocols. With respect to claim 11 column 12 and

figure 7 disclose a second gaming processing subsystem board 252, furthermore, the first gaming processing subsystem board controls the one or more features as outlined above. With respect to claim 15, column 11 discloses serial interface for linking with a second processing area and figure 6 which discloses a back plane for connection to peripherals and a plurality of communication ports. **With respect to claims 16, and 21-23 Weiss discloses in columns 11 and 12 that the main board 164 is connected to another board 162, in addition the main board has a random number generator associated with it, and the main board has a back plane 166 which is integrally or separately formed. Column 12 lines 30-35 disclose that the processor board also allows peripherals in the form of, for example, hard drives, CD ROMS, network interfaces, sound cards, and other desirable peripherals for game enhancement and patron entertainment.** In an analogous invention to Byers et al teaches that it is known to attach to a motherboard Industry Standard Architecture (ISA) expansion cards that connect the computer electronics to the peripheral device. . With respect to claim 16 a PCI expansion card meets the definition of an ISA expansion card. Therefore, It would be obvious to one of ordinary skill in the art at the time of the invention to have a pc computer with a motherboard capable of accepting cards using the motivation provided by Weiss that a computer backplane could be integrally or separately formed on the main board (motherboard) and that other desired peripherals for game enhancement and patron entertainment could be added to the main board.

Claims 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weiss US Patent 6,071,190 in view of Byers et al US Patent 5,788,509 as applied to the claims above and further in view of Newtons Telecom Dictionary page 751 the definition of UART. Weiss and Byers discloses all of the instant application as disclosed above but lack in disclosing the specific use of a serial UART as disclosed in claims 22 and 23. Instead Weiss discloses that the processor board also allows peripherals in the form of, for example, hard drives, CD ROMS, network interfaces, sound cards, and other desirable peripherals for game enhancement and patron entertainment. In this case it would be obvious to one of ordinary skill in the art to use a UART for game enhancement since Weiss already uses serial and parallel communications and the a UART would be used in order to simplify those communications which are already part of a communication port.

Response to Arguments

2. Applicant's arguments filed 9/9/04 have been fully considered but they are not persuasive.

With respect to the applicants arguments that the claim recites a processing platform that comprises a single motherboard while Weiss discloses the use of two motherboards. The examiner does not see two motherboards disclose in the specification of Weiss. The examiner does see that Weiss discloses all of the instant application that the main control board "motherboard" is in communication with a plurality of other boards including additional processor boards 168 and 252 through various connections. **Column 12 lines 30-35 disclose that the processor board also**

Art Unit: 3713

allows peripherals in the form of, for example, hard drives, CD ROMS, network interfaces, sound cards, and other desirable peripherals for game enhancement and patron entertainment. This statement provides adequate motivation to an examiner to find the expected results of a processor board attached to a motherboard to allow a peripheral "card" to be jacked in a expansion slot to provide game enhancement and patron entertainment.

With respect to applicants arguments that the invention to Weiss teaches away from the use of a personal computer based system the examiner respectfully disagrees for at least two reasons. First, Weiss discloses that it is desirable to use a PC based platform but it may not be an advantage due to security issues. This is not a statement that this sort of arrangement of parts is not viable, just not recommended. Second, the security features of the applicants arrangement are not claimed.

With respect to the argument that Weiss does not disclose "a first gaming processing subsystem board connected to one of the buses on that single motherboard" see figure 7 and all of the disclosure related to processor board 252 which shows the processor board connected by a bus to the main board. This in combination with the teaching of Weiss that that the processor board also allows desirable peripherals for game enhancement and patron entertainment which do include cards plugged inot the main board.

With respect to the applicant argument with respect to the use of Newtons definition to overcome the deficiency of Weiss note that the definition is used to explain

a UART and that Weiss in view of Byers discloses all of the claim references as disclosed above.

Conclusion

3. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John M Hotaling II whose telephone number is (571) 272 4437. The examiner can normally be reached on Mon-Thurs 7:30-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Xuan Thai can be reached on (571) 272 3507. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 3713

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JOHN M. HOVALING, II
PRIMARY EXAMINER

December 3, 2004